- 1 2. The output driver of claim 1 wherein the first drive
- 2 block is connected in parallel with the second drive block.
- 1 3. The output driver of claim 1/wherein the first drive
- 2 block includes one or more first drive transistors, the second
- 3 drive block includes one or more second drive transistors,
- 4 the first and second drive blocks having the same number of
- 5 drive transistors, wherein the first drive transistors of the
- 6 first drive block provide twice as much current as the second
- 7 drive transistors of the second drive block.
- 1 4. (Amended) The output driver of claim 1 wherein the first
 - drive block includes [one] $\pm \frac{1}{100}$ or more first drive
- 3 transistors, the first drive transistors being binary weighted
- 4 with respect to each other to provide correspondingly weighted
- 5 amounts of current in response to the MSB, the second drive
- 6 block includes [one] two or more second drive transistors, the
- 7 second drive transistors being binary weighted with respect to
- 8 each other to provide correspondingly weighted amounts of
- 9 current in response to the LSB, the first and second drive
- 10 blocks having the same number of drive transistors.
- 1 5. The output driver of claim 3 wherein a set of current
- 2 control signals enables and disables corresponding ones of the
- 3 first and second drive transistors.
- 1 6. (Amended) The output driver of claim 1 wherein binary signaling is used by setting the LSB [symbol] equal to zero.
 - 1 7. The output driver of claim 3 wherein drive transistors
 - 2 are connected to an I/O pin,
 - 3 further comprising at least one constant current transistor
 - 4 connected to the I/p pin to provide a substantially
 - 5 continuous flow of current through the I/O pin to increase
 - 6 noise immunity.

- An output driver to drive an output symbol representing 1 two or more bits including a most significant bit (MSB) and a 2 least significant bit (LSB), compristing: 3 a logic circuit to generate a set of transistor enable 4 signals based on a state of the MSB and the LSB; and 5 a set of weighted transistors, each weighted transistor 6 being responsive to one transistor enable signal of the set of 7 transistor enable signals. 8 The output driver of claim 8 wherein the weighted 1 transistors of the set of weldhted transistors are weighted 2 to compensate fór gds distortion. 3 The output driver of /claim 8 further comprising: 1 10. a set/of current control transistors, responsive to 2 current control signals coupled to the set of weighted 3 transistors, to adjust/an amount of current supplied by the 4 5 output driver. (Amended) The output driver of claim 8 [wherein each 1 weighted transistor is differentially coupled to another correspondingly weighted transistor that is enabled to provide a continuous flow of current to/increase noise immunity] further comprising at least one current source coupled to 5 at least one weighted transistor to provide a substantially 6 continuous flow of current to reduce switching noise. 7 (Amended) An output driver to drive an output symbol 1 representing two or more/bits including a most significant bit 2
 - (MSB) and a least significant bit (LSB), comprising: 3 4
 - a logic circuit $t\phi$ generate a set of transistor enable signals in accordan¢e with a state of the MSB and LSB; and
 - a set of drive blocks, each drive block being responsive 6 to one of the transistor enable signals, each drive block 7 including a drive transistor responsive to one of the 8

(Amended) A bus receiver to receive an input symbol 15. representing two or more bits including a most significant bit (MSB) and a least significant bit (LSB), comprising:

a MSB latching comparator to compare the input symbol to a MSB threshold voltage to generate a first binary output signal representing a state of the MSB;

a first LSB latching comparator to compare the input symbol to a first reference voltage to generate a second

8

1

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

binary output signal representing |[the]| a relationship between 9 the input symbol and the first reference voltage; 10 a second LSB latching comparator to compare the input 11 symbol to a second reference voltage to generate a third 12 binary output signal representing [the] a relationship between 13 the input symbol and the second reference voltage; and 14 a logic block to generate a fourth binary output signal 15 representing a state of the LSB in accordance with the first, 16 second and third binary output signals. 17

- 1 16. The bus receiver of claim 15 wherein the first, second
- 2 and third latching comparators/generate their respective
- 3 binary output signals synchronized to a clock signal.
- 1 17. A bus receiver to receive an input symbol representing
- 2 two or more bits, each bit being associated with at least one
- 3 threshold voltage of a set of threshold voltages, comprising:
- 4 a most-significant bit (MSB) receiver to receive the
- 5 input symbol and provide an MSB logic signal representing a
- 6 most-sign ficant bit of the input symbol; and
- 7 a least-significant-bit (LSB) receiver to receive the
- 8 input symbol and provide an SB logic signal representing a
- 9 least-significant bit of the input symbol.
- 1 18. The bus receiver of claim 17 wherein the MSB receiver and 2 LSB receiver include:
- at least one integrator to generate integration voltages
- 4 on integration nodes by integrating charge in accordance with
- 5 a voltage associated with the input symbol and one or more
- 6 threshold voltages of the set of threshold voltages; and
- at least one sense amplifier to receive the integration
- 8 voltages of the at least one integrator to generate the logic
- 9 signal of the respective receiver.
 - 19. (Amended) The bus receiver of claim 17 wherein the MSB receiver and LSB receiver include:

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

3 at least one preamplifier to generate the input symbol by 4 adjusting an unconditioned input symbol in accordance with [the] \underline{a} relationship of the unconditioned input symbol to 5 6 ranges of voltages defined by the voltages of the set of 7 threshold voltages; at least one integrator to generate integration voltages 8 9 on integration nodes by integrating a charge in accordance 10 with a voltage associated with the input symbol; and 11 at least one sense amplifier to receive the integration 12 voltages of the at least one integrator to generate at least 13 one logic signal representing a relationship of the input 14 symbol to the one or more threshold voltages of the set of 15 threshold voltages. (Amended) A memory comprising: 20. an array of memory cells; an address decoder; a plurality of bus receivers $t\phi$ receive an address and also to receive input symbols, each input symbol representing a predetermined number of bits, each bit being associated with a range ϕ f voltage levels, a set ϕ f threshold voltages defining each range of voltage Vevels, comprising: **2-27-US** 9 a most-significant bit (M\$B) receiver to determine a MSB 10 of the input symbol in accordance with a first threshold 11 voltage of the set of threshold voltages; [and] a least-signifidant bit (LSB) receiver to determine a LSB 12 13 of the input symbol in accordance with second and third 14 threshold voltages of the set of threshold voltages; and 15 an I/O circuit to store the MSB of the input symbol and LSB of the input symbol/in a subset of memory cells of the 16

1 21. The memory of claim 20 wherein the first threshold

2 voltage is less than the second threshold voltage, and the

3 first threshold voltage is greater than the third threshold

4 voltage.

17

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

array of memory cells,

1 22. (Amended) The memory of claim 20, 2 wherein the MSB receiver includes: 3 at least one MSB integration to generate integration voltages on integration nodes $\!\!\!/$ by integrating charge in 4 5 accordance with a voltage of the input symbol with respect to 6 the first threshold voltage; and at least one MSB sense amplifier to receive the integration voltages of the at least one MSB integrator to generate at least one MSB logic signal representing [the] <u>a</u> 9 10 relationship of the input/symbol to the first threshold 11 voltage; and wherein the LSB receiver includes; 12 13 at least one LSB integrator to generate integration 14 voltages on integration nodes by integrating charge associated with the voltage of the input symbol/[output] with respect to 15 the second and third/threshold voltages; and 16 17 at least one L\$B sense amplifier to receive the integration voltages of the at least one LSB integrator to 18 generate at least one LSB logic/signal representing [the] a 19 20 relationship of the input symbol to the second and third 21 threshold voltages, wherein the I/p circuit stores signals representing the 22 23 M\$B logic signal and the LSB/logic signal in the subset of 24 memory cells of the memory array, as specified by the address. 1 23. (Amended) The memory of claim 20 wherein the MSB receiver 2 includes: 3 at least one MSB preamplifier to generate a MSB 4 preamplified signal in accordance with a relationship of the 5 input symbol to a first threshold voltage of the set of 6 threshold voltages; 7 at least one MSB integrator to accumulate charge to 8 produce an output voltage in accordance with the MSB 9

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

RAMBUS Confidential

preamplified signal during an integration time interval

defined by a start integration timing event and an end 10 11 integration timing event; and 12 at least one MSB sense amplifier to sample and convert 13 the output voltage from the MSB integrator into a MSB logic signal representing a [M\$B] state of the the MSB of the input 14 15 signal; and 16 wherein the LSB receiver includes: at least one LSB preamplifier to generate a LSB 17 18 preamplified signal in accordance with a relationship of the 19 input symbol to a second and third threshold voltage of the set of threshold voltages; 20 at least one KSB integrator to accumulate charge to 21 22 produce an output voltage in accordance with the LSB preamplified signal during an integration time interval 23 24 defined by a start integration timing event and an end 25 integration timing event; and 26 at/least one L\$B/sense/amplifier/to sample and convert 27 the output voltage from the LSB integrator into an LSB logic 28 signal representing a [LSB] state of the LSB of the input 29 signal, wherein the I circuit stores signals representing the 30 31 MSB logic signal and the LSB logic signal in the subset of memory cells of the memory array, as specified by the address. 32 The memory ϕf claim 23 wherein the first threshold 1 voltage is less than the second threshold voltage, and the 2 3 first threshold voltage is greater than the third threshold 4 voltage. The memory of claim 2b, further comprising: 1 2 a mode defection circuit to supply a PAM mode signal to 3 cause the MSB receiver and LSB receiver to operate in either 4 4-PAM or 2-PAM mode.

 \mathcal{K}^{2}

26. (Amended) A method [of correcting] for <u>reducing</u> errors in a multi-Pulse Amplitude Modulated (PAM) system including a

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

4 data bus, comprising: 5 operating the multi-PAM output driver and the multi-PAM 6 receiver at 4-PAM to exchange multi-PAM data on a bus; 7 [determining whether] detecting an error [occurred] in 8 the multi-PAM data; and 9 operating the multi-PAM output driver and the multi-PAM 10 receiver at 2-PAM to exchange binary data on the bus in 11 response to detecting the error. 1 27. (Amended) The method of claim 26 wherein the multi-PAM output driver and the mu ψ t ψ -PAM ψ eceiver are operated at a 2 3 first [data] symbol rate, and further comprising: reducing the first /[data]/symbol rate in response to 4 .5 [the] <u>further</u> error/<u>detection</u>/. (Amended) The method of claim 21 further comprising: 1 28. 2 measuring/an error-free time; and increasing the first [data] symbol rate when the error-3 4 free time equals a predetermined value. 1 The method of claim 27 further comprising: 29. 2 measuring an error free time; and 3 operating the multi-PAM output driver and the multi-PAM 4 receiver at 4-PAM when the error-free time equals a 5 predetermined value (Amended) A method [of correcting] for reducing errors in 1 2 a multi-Pulse Amplitude Modulated (PAM) system, comprising: 3 operating a multi-PAM output driver and a multi-PAM receiver at 4-PAM to exchange data on a bus, the data having a 5 most-significant data bit and a least-significant data bit, 6 wherein the multi-PAM output driver and the multi-PAM receiver 7 transmit and receive an encoded multi-PAM symbol having a 8 most-significant symbol bit [(MSB)] and a least-significant 9 symbol bit [(LSB)], the most-significant data bit being 9797-0050-999 GSW/KJK (RA139) RAMBUS Confidential Preliminary Amendment

-9-

CA1 - 259989.1

multi-PAM output driver and a multi-PAM receiver coupled via a

3

```
transmitted as the most-significant symbol bit, and the least-
10
11
     significant data bit being transmitted as the least-
12
     significant symbol bit;
          [determining when] detecting an error [occurs] in the
13
14
     [data] <u>multi-PAM symbol</u>; and
15
          [switching the MSB and LSB when an error occurs]
          transmitting the least-significant data bit as the most-
16
17
     significant symbol bit and the most-significant data bit as
18
     the least-significant symbol bit in response to the error.
 1
        (Amended) A bus system comprising:
     31.
          a signal line;
 3
          a first output driver to transmit a first data signal on
 4
     the signal line;
          a second output driver to transmit a second data signal
 6
     on the signal line simultaneously with the first data signal
 7
     such that the first and second data signals are superimposed
 8
     to produce a superimposed data signal on the signal line, the
 9
     superimposed data signal having a plurality of voltage levels
     representing the combinations of the simultaneously
10
11
     transmitted data signals;
          first receiver to receive the superimposed data signal,
12
13
     to determine a didital representation of the superimposed data
     signal, and [identifying] identify the data signal transmitted
14
    by the second output driver from the superimposed data signal;
15
16
     and
          a second redeiver to receive the superimposed data
17
     signal, to determine a digital representation of the
18
19
     superimposed data signal, and [identifying] identify the data
20
     signal transmitted from the first output driver from the
21
     superimposed data signal.
1
     32.
          (Amended) A memory system comprising:
2
          a bus having a plurality of signal lines [:] ;
3
          a plurality of output drivers to drive an output symbol
4
    representing a predetermined number of bits including a most
```

the to

significant bit (MSB) and a least significant bit (LSB) on a first subset of the signal line; and

a plurality of receivers, each receiver to receive the output symbol from a respective signal line as an input symbol, each input symbol representing the predetermined number of bits, the receivers outputting a plurality of logic signals representing the state of the MSB and LSB of the input symbol.

- 1 33. The memory system of claim 32 wherein the memory system
- 2 is operated as a 4-PAM system such that the output symbol has
- 3 an MSB and an LSB; and the memory system is operated as a 2-
- 4 PAM system by setting the LSB of the output symbol to zero to
- 1 34. The memory system of claim 32 wherein the first set of
- 2 signal lines include control signal lines and data signal
- 3 lines, the control signal //ines being 2-PAM, and the data
- 4 signal/lines being 4-PAM,
- 1 35. The memory system of claim \$2 wherein the memory system
- 2 is responsive to a mode signal to switch between 4-PAM and 2-
- 3 PAM.

L5

× 11

12

- 1 36. The memory system of claim 35 wherein the mode signal is
- 2 determined by a hardware setting.
- 1 37. The memory system of claim 32 wherein the memory system
- 2 is responsive to detected errors to switch between 4-PAM and
- 3 2-PAM.

2

4

- 1 38. (Amended) A memory system comprising:
 - a bus having a plurality of signal lines;
 - a first subset of the signal lines being coupled to a plurality of output drivers, each output driver to drive an
- 5 output symbol representing two bits including a most

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

significant bit (MSB) and a least significant bit (LSB) on the 6 signal line, each output driver including: 7 a first drive block to generate a MSB symbol 8 component representing the MSB; and, 9 a second drive block to generate an LSB symbol 10 component representing the LSB, the LSB symbol component being 11 combined with the MSB symbol component to provide the output 12 symbol; 13 a second subset of the signal lines, including the first 14 subset of signal lines, being coupled to a plurality of bus 15 receivers to receive an address and /[the output symbols, the 16 received output symbols be ng] input symbols, each input 17 symbol representing a prefetermined number of bits, each bit 18 being associated with a distinct/range of voltage levels, a 19 set of threshold voltages defining each distinct range of 20 voltage/levels, each bus receiver including: 21 most-significant bit/(MSB) receiver to determine the 22 MSB of a respective one of the input symbols [symbol] based on 23 a first threshold voltage of the set of threshold voltages; 24 25 a least-significant bit (LSB) receiver to determine the 26 LSB of a respective one of the input symbols [symbol] based on 27 second and third threshold voltages of the set of threshold 28 voltages. 29 A method of operating a multi-drop bus using multi-level signals, comprising: 2 transmitting an output symbol representing at least two bits including a most signif (cant bit (MSB) and a least 4 significant bit (LSB); 5 receiving the output symbol, the received output symbol 6 7 being an input symbol; generating integration voltages by integrating charge on 8 at least one integration node in accordance with a state of 9 the input symbol; and 10

9797-0050-999 CSW/KJK (RA139) Preliminary Amendment

determining the MSB and the LSB in accordance with the 11 12 integration voltages. An apparatus for transmitting data on a multi-drop bus 1 using multi-level signals, comprising: 2 means for transmitting an output symbol representing at 3 least two bits including a most significant bit (MSB) and a 4 least significant bit (LSB); 5 means for receiving the output symbol, the received 6 output symbol being an input/symbol; 7 means for generating integration voltages by integrating 8 charge on at least one integration node in accordance with a 9 state of the input symbol; and 10 means for determining the MSB and the LSB in accordance 11 with the integration voltages. 12 NEW CLAIMS: (New) An apparatos for receiving multi-level signals, the 1 apparatus comprising: 2 a bus comprising a pluxality of signal lines to carry 3 said multi-level signals comprising at least a first signal 4 and a second signal, said plurality of signal lines having at 5 least a first signal line and a second signal line carrying 6 said first signal and said second signal respectively, wherein 7 said multi-level signals have one of at least three (3) 8 distinct signal leve1s; 9 a plurality of multi-level receivers coupled to said 10

11 12 13

14

15

16

17 18 plurality of signal lines, said plurality of multi-level receivers comprising a first multi-level receiver and a second multi-level receiver, wherein said first multi-level receiver

is coupled to said first signal line to receive said first

signal and said sedond multi-level receiver is coupled to said

second signal line to receive said second signal;

said first multi-level receiver generating a first output; and

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

said second multi-level receiver generating a second output, wherein said first and second outputs collectively

- represent more than two (2) digital bits. 21
- (New) The apparatus of claim 41 wherein said bus is a 1 42.
- 2 multi-drop bus.
- (New) The apparatus of claim 42 wherein said multi-drop 1 43.
- 2 bus is terminated.
- (New) The apparatus of chaim 41 wherein said plurality of 1 44.
- signal lines are terminated with a terminating resistor. 2
- (New) The apparatus of /claim 41 wherein said multi-level 45. 1
- signals have one of at least four (4) distinct levels. 2
- (New) The apparatus of claim 41 wherein said at least 1 46.
- three distinct signal levels are voltage levels. 2
- (New) The apparatus of ε laim 41 wherein said at least 1
- 2 three distinct signal levels are current levels.
- (New) The apparatous of claim 41 wherein said first multi-1
- level receiver and said second multi-level receiver comprise a 2
- first integrator and a second integrator respectively. 3
- (New) The apparatus of claim 48 wherein said first multi-1
- 2 level receiver comprises a first sampling circuit to sample
- said first signal/between pransitions of said first signal. 3
- (New) The apparatus of claim 49 wherein said second 1 50.
- multi-level receiver comprises a second sampling circuit to 2
- sample said second signal between transitions of said second 3
- 4 signal.

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

- 1 51. (New) The apparatus of cla m 50 wherein said first
- 2 sampling circuit and said second sampling circuit sample in
- 3 response to a clock transition.
- 1 52. (New) The apparatus of claim 41 wherein said first multi-
- 2 level receiver and said second multi-level receiver comprise a
- 3 first decoder and a second decoder, respectively, to decode
- 4 said first signal and said second signal on a clock
- 5 transition.
- 1 53. (New) The apparatus of claim 52 wherein said multi-level
- 2 signals collectively represent a data value.
- 1 54. (New) The apparatus of claim 52 wherein said multi-level
- 2 signals collectively represent/a control value.
- 1 55. (New) The apparates of dlaim 54 wherein said control
- 2 value représents an address,
- 1 56. (New) The apparatus of claim 54 wherein said control
- 2 value represents a read/command.
- 1 57. (New) The apparatus of claim 54 wherein said control
- value represents a write command.
- 1 58. (New) An apparatus for transmitting multi-level signals
- 2 comprising:
- a bus comprising a plurality of signal lines to carry
- 4 said multi-level signals comprising at least a first signal
- 5 and a second signal, said plurality of signal lines having at
- 6 least a first signal line and a second signal line carrying
- 7 said first signal and said second signal respectively, wherein
- 8 said multi-level signals have one of at least three (3)
- 9 distinct signal levels/ and
- a plurality of multi-level output drivers coupled to said
- 11 plurality of signal lines, said plurality of multi-level

output drivers comprising a fixst multi-level output driver 12 13 and a second multi-level output driver,

14 said first multi-level output driver outputting said

15 first signal onto said first \$ignal line; and

16 said second multi-level output driver outputting said

second signal onto said second signal line, wherein said first 17

and second signals collectively represent more than two (2) 18

19 digital bits.

- (New) The apparatus of claim 58 wherein said multi-level 1 59.
- 2 signals have one of at/ledst four/(4) distinct levels.
- 1 60. (New) The apparatus of claim 58 wherein said at least
- 2 three distinct signal levels are voltage levels.
- 1 61. (New) The apparatus of claim 5% wherein said at least
- three distinct signal levels are current levels.
- (New) The apparatus of claim 58 wherein said plurality of 1
- multi-fevel output drivers are current drivers. 2
- 1 (New) The apparates of claim 58/wherein said multi-level 63.
- 2 signals collectively represent a data value.
- 1 (New) The apparatus of claim 58 wherein said multi-level
- signals collective y represent/a control value. 2
- 1 65. (New) The apparatus of /claim 64 wherein said control
- 2 value represents an address.

3

- 4 (New) The apparatus/of claim 64 wherein said control
- 5 value represents a read/command.
- (New) The apparatus of claim 64 wherein said control 1
- 2 value represents a write command.

9797-0050-999 GSW/KJK (RA\39)

Preliminary Amendment

(New) A multi-level signaling system comprising: 1 a signaling path comprising a plurality of signal lines 2 including a first signal line and a second signal line; 3 a plurality of multi-level output drivers coupled to said 4 signaling path to output thereon multi-level signals 5 comprising at least a first signal and a second signal, 6 wherein said multi-level signals have one of at least three 7 (3) distinct signal levels; 8 said plurality of multi-level output drivers comprising a 9 first multi-level output driver and a second multi-level 10 output driver, wherein said first multi-level output driver 11 outputs said first/signal onto/said first signal line and said 12 second multi-level output driver outputs said second signal 13 onto said second signal line, wherein said first signal and 14 said second signal collectively represent more than two (2) 15 digital bits; 16 a plurality of multi-level receivers coupled to said 17 signaling path to receive therefrom sail multi-level signals, 18 said plurality of multi-level receivers comprising a first 19 multi-level receiver and a second multi-level receiver, 20 wherein said first multiplevel receiver is coupled to said 21 first signal line to receive said first signal and said second 22 multi-level receitet/is coupled to said second signal line to 23 receive said second/signal; 24 said first my/lti-level receiver generating a first 25 output; and 26 said second multi-level receiver generating a second 27 output, wherein said first output and said second output 28 collectively represent more than two (2) digital bits. 29 (New) The apparatus of claim 68 wherein said signaling 1 69. path is a multi-drop bus. 2

1 70. (New) The apparatus of claim 69 wherein said multi-drop

2 bus is terminated.

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

- 1 71. (New) The apparatus of claim 68 wherein said plurality of
- 2 signal lines are terminated with a terminating resistor.
- 1 72. (New) The apparatus of claim $\frac{1}{68}$ wherein said at least
- 2 three distinct signal levels are voltage levels.
- 1 73. (New) The apparatus of clafim 68 wherein said at least
- 2 three distinct signal levels are current levels.
- 1 74. (New) The apparatus of $\not\in \mathcal{V}$ aim 68 wherein said first multi-
- 2 level receiver and said $\sec \phi_n d$ multi-level receiver comprise a
- 3 first integrator and a second integrator respectively.
- 2 level receiver comprises a first sampling circuit to sample
- 3 said first signal between transitions of said first signal.
- 1 76. (New) The apparates of claim 1/5 wherein said second
- 2 multi/level receiver/domprises a second sampling circuit to
- 3 sample said second signal between transitions of said second
- 4 signal.
- 1 77/. (New) The apparatus of claim 76 wherein said first
- 2 sampling circuit and said second sampling circuit sample in
- 3 response to a clock transition.
- 1 78. (New) The apparatus of claim 68 wherein said first multi-
- 2 level receiver and said second multi-level receiver comprise a
- 3 first decoder and a second decoder respectively to decode said
- 4 first signal and said second signal on a clock transition.
- 1 79. (New) The apparatus of claim 68 wherein said plurality of
- 2 multi-level output drivers are current drivers.
- 1 80. (New) A memory device comprising:

2

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

a signaling path carrying multi-level signals comprising 3 at least a first signal and a second signal, said signaling 4 path comprising a plurality of stgnal lines including a first 5 signal line and a second signal/line carrying said first 6 signal and said second signal otagespectively, wherein said 7 multi-level signals have one df at least three (3) distinct 8 signal levels, and said first signal and said second signal 9 collectively represent more than two (2) digital bits; 10 a plurality of multi-level receivers coupled to said 11 signaling path to receive therefrom said multi-level signals, 12 said plurality of multi-level receivers comprising a first 13 multi-level receiver and a second multi-level receiver, 14 wherein said first multiflevel receiver is coupled to said first signal line to rederve said first signal and said second 16 multi-level receiver is foupled to said second signal line to 17 receive said second signal; 18 said first multi-Hevel receiver and said second multi-19 level receiver genera#ing at /east a first digital bit and a 20 second digital bit based on said first signal and said second 21 signal; and 22 an array of memory cells coupled to said plurality of 23 multi-level receiver circuits to store said first digital bit 24 and said second didital bit. 25

1 81. (New) The apparatus of claim 80 wherein said signaling

2 path is a multi-drop bus.

- 1 82. (New) The apparatus of claim 81 wherein said multi-drop 2 bus is terminated.
- 1 83. (New) The apparatus of claim 80 wherein said first multi-
- 2 level receiver and said second multi-level receiver comprise a
- 3 first integrator and a second integrator respectively.

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

- (New) The apparatus of claim 83 wherein said first multi-1 level receiver comprises a first sampling circuit to sample 2 said first signal between transitions of said first signal. 3 (New) The apparatus of ϕ laim 84 wherein said second 85. 1 multi-level receiver comprises a second sampling circuit to 2 sample said second signal between transitions of said second 3 4 signal. (New) The apparatus of claim 85 wherein said first 1 86. sampling circuit and saieta second sampling circuit sample in 2 response to a clock trafficion. 3 (New) The apparatus of claim 80 wherein said first multilevel/receiver and said second multi-level receiver comprise a first decoder and a second decoder respectively to decode said first signal and satd second signal of a clock transition. (New) A memory device comprising: 88. 1 an array of membry cells; a plurality of multi-level output drivers coupled to said array of memory cells to receive a data value therefrom, said data value comprising N bits, where N is an integer; and said plurality of multi-plevel output drivers being structured to output M signars representative of said data value onto a signaling path/ where M is an integer less than N, said M signals having one of at least three (3) distinct 9 signal levels. 10
 - 1 89. (New) The apparatus of claim 88 wherein said at least
 - 2 three distinct signal levels are voltage levels.
 - 1 90. (New) The apparatus of claim 88 wherein said at least
 - 2 three distinct signal levels are current levels.

5

- 1 91. (New) The apparatus of claim 88 wherein said plurality of
- 2 multi-level output drivers are current drivers.
- 1 92. (New) The apparatus of claim 88 wherein said M signals
- 2 collectively represent a data value.
- 1 93. (New) The apparatus of claim 88 wherein said M signals
- 2 collectively represent a control value.
- 1 94. (New) A memory controller for transmitting M1 signals to
- 2 a memory device and receiving M2 signals from said memory
- 3 device, where said M1 and M2 are integers, said memory
- 4 controller comprising:
 - a plurality of multi-level output drivers to output to
- 6 said memory device said MI signals representative of a first
- 7 data value comprising Not bits, where N1 is an integer greater
- 8 than/M1, said M1 signals having one of at least three distinct
- 9 signal levels; and
- 10 | a plurality of multi-level receivers to receive from said
- 11 memory device said M2 signals representative of a second data
- value comprising N2/bits, where N2 is an integer greater than
- 13 M2, said M2 signals having one of said at least three (3)
- 14 distinct signal levels.
- 1 95. (New) The apparatus of claim 94 wherein said plurality of
- 2 multi-level receivers comprise a plurality of integrators.
- 1 96. (New) The apparatus of claim 95 wherein said plurality of
- 2 multi-level receivers comprise a plurality of sampling
- 3 circuits to sample said M2 signals between transitions of said
- 4 M2 signals.
- 1 97. (New) The apparatus of claim 96 wherein said plurality of
- 2 sampling circuits sample in response to a clock transition.

9797-0050-999 GSW/KJK (RA139) Preliminary Amendment

- 1 98. (New) The apparatus of claim 94 wherein said plurality of
- 2 multi-level receivers comprise a plurality of decoders to
- 3 decode said M2 signals.
- 1 99. (New) The apparatus of claim 94 wherein said plurality of
- 2 multi-level output drivers are current drivers.
- 1 100. (New) The apparatus of c_i aim 94 wherein said at least
- 2 three distinct signal levels/are voltage levels.
- 1 101. (New) The apparatus of claim 94 wherein said at least
- 2 three distinct signal levels are current levels.
- 1 102. (New) A memory system comprising:
 - a signáling path;
- a memory device having a plurality of multi-level output
- drivers coupled to said signaling path to output thereon M
- 5 signals representative of a data value comprising N bits,
- 6 where/M and N are integers and M is less than N, said M
- 7 signals having one of at least three /(3) distinct signal
- 8 levels; and
- 9 / a memory controller/having a plurality of multi-level
- 10 receivers coupled to said signaling path to receive therefrom
- 11 said M signals, decade said M signals and produce an output
- 12 representative of said data value.
- 1 103. (New) The apparatus of claim 102 wherein said signaling
- 2 path is a multi-drop bus.
- 1 104. (New) The apparatus ϕ f claim 102 wherein said plurality
- 2 of multi-level receivers comprise a plurality of integrators.
- 1 105. (New) The apparatus of claim 104 wherein said plurality
- 2 of multi-level receiver's comprise a plurality of sampling

- 3 circuits to sample said M signals between transitions of said
- 4 M signals.
- 1 106. (New) The apparatus of laim 105 wherein said plurality
- 2 of sampling circuits sample in response to a clock transition.
- 1 107. (New) The apparatus of claim 102 wherein said plurality
- 2 of multi-level receivers comprise a plurality of decoders to
- 3 decode said M signals.
- 1 108. (New) The apparatus of claim 107 wherein said multi-level
- 2 signals collectively represent a data value.
- 1 109/ (New) The apparatus of claim 107 wherein said multi-level
- 2 signals collectively represent a control value.
- 1 /110. (New) The apparatus of claim 102 wherein said at least
- 2 / three distinct signal levels are voltage levels.
- 1/ 111. (New) The apparatus of claim 102 wherein said at least
- three distinct signal levels are current levels.
- 1 112. (New) The apparatus of claim 102 wherein said plurality
- 2 of multi-level output drivers are current drivers.

REMARKS

Please enter the amendment After entry of this amendment, the pending claims are: claims 1-112.

The change in the specification on page 84, line 12, is to correct a typographical error.